Case Studies New technology reduces 30% chip area of STT-MRAM , increasing memory bit by 70% May 25, 2016 Summary:Researchers have successfully developed a technology to stack magnetic tunnel junctions directly on the vertical interconnect access. In a world first, researchers from Tohoku